Abstract. Following the recent independent proofs of Immerman [SLAM J. Comput., 17 (1988) given. Then it is shown that the class LOGCFL is closed under complementation. The latter is a special case of a general result that shows closure under complementation of classes defined by semi-unbounded fan-in circuits (or, equivalently, nondeterministic auxiliary pushdown automata or tree-size bounded alternating Turing machines). As one consequence, it is shown that small numbers of "role switches" in two-person pebbling can be eliminated.
STCON {(G, s, t)]G is a directed graph containing a directed path from vertex s to vertex t}.
Using any reasonable encoding of graphs, it is well known that STCON is in NL and, moreover, is complete for NL with respect to deterministic log space reductions (Savitch [29] ). In a surprising development, Immerman [17] and Szelepcs6nyi [33] have shown independently that STCON, the complement of STCON, is also in NL; that is, NL is closed under complementation.
Their proofs rely on an inductive counting technique similar to counting techniques used in related results, for instance, Mahaney [24] , Lange, Jenner, and Kirsig [22] , Hemachandra [15] , Toda [34] , Buss, Cook, Dymond, and Hay [4] , and Sch6ning and Wagner [30] . (For additional background and references see Hartmanis 14] . [2] . In 2.3 we extend this result to show that Reif's symmetric log space complementation hierarchy [26] is also contained in ZPLP.
In our second application we show the closure under complementation of a number of complexity classes that are (seemingly) more powerful than NL. The classes we consider may be characterized in terms of several different models. The most intuitively appealing model is perhaps the semi-unbounded fan-in circuit model (see Venkateswaran [37] ). In this model, we allow o1 gates with arbitrary fan-in, whereas all AND gates have bounded fan-in. Input variables and their negations are supplied, but negations are prohibited elsewhere.
For simplicity we will restrict the discussion to polynomial-size circuits, although the results can be generalized. Of particular interest is the class SAC k of languages accepted by polynomial-size, O(log k n) depth, uniform semi-unbounded fan-in circuits. (See Cook [7] for an appropriate definition of uniformity.) SAC is the most often studied of these classes. SAC is equal to the class LOGCFL of languages log space reducible to context-free languages [32] , [37] since it would produce circuits with unbounded fan-in AND gates. In fact, it is known that there is a language accepted by polynomial size, constant depth, uniform semiunbounded fan-in circuits, but whose complement is not accepted by semi-unbounded fan-in circuits of depth o(log n) and arbitrary size, even nonuniformly (Venkateswaran [36] , [37] ). The main result of 3.1 is to show that polynomial-size semi-unbounded circuit classes are closed under complementation for all depths that are f(log n).
Closure under complementation of classes defined by auxiliary pushdown automata, tree-size bounded alternating Turing machines, and simple first-order formulae then follows by known equivalences (see 3.1).
In 3.2, we examine some consequences of the closure of semi-unbounded circuit classes under complementation. In the same way that the alternating and oracle hierarchies based on NL [5] , [28] [40] , and BPL and PL of Ruzzo, Simon, and Tompa [28] . The class RLP remains unchanged if we require polynomial time rather than just polynomial expected time. Results of Gill [12] , Immerman [17] , and Szelepcs6nyi [33] show that, when the polynomial time bound is removed, the corresponding one-sided (RL) and zero-sided (ZPL) classes are equal to NL. Ruzzo, Simon, and Tompa [28] and Simon [31] have shown that PL and BPL are closed under complementation. Jung [20] has shown that PL PLP. These relations and others (including those proved in this paper) are summarized in Fig. 1 . (Those complexity classes whose complements are not explicitly shown in Fig. 1 are closed under complementation. DL denotes DSPACE (log n). DET is the set of languages reducible to computing integer matrix SL determinants [7] . k C Yk is the symmetric log space hierarchy, discussed in 2.3.) 2 This theorem will follow immediately from Lemma 6. In proving Theorem 1 we no longer face the handicap of symmetric computations discussed above, but we do face another difficulty: the random walk approach of A|eliunas et al. [2] does not seem to provide any useful information on the distance between vertices. To circumvent our inability to compute undirected distances with an RLP computation, we use the following idea, which is basic to the algorithms of Kleene [21] , Floyd [9] , and Warshall [39] Proof The main result of Aleliunas et al. [2] is that the expected number of edge traversals a random walk requires to visit all vertices of a connected undirected graph, beginning at any vertex, is at most n 3. By Markov's inequality [3] and Lemma 2, the probability is at most 1 / 2 that WALK (k, u, v) does not encounter v within any specified 2n iterations of the repeat loop, given that (u, v) Pk. The correctness assertions follow from this.
For the time complexity, we assume that G is presented as an n x n adjacency matrix. Locating the row of this matrix corresponding to x, computing the degree in G(k, u, v) of x, and selecting a neighbor y can be done in O(n2) time. There is a technical detail if we assume {0, 1} valued probabilistic choices when the degree need not be a power of 2. Suppose 2 =<degree (X)<2r+. We then choose r+ 1 random bits to compute a random integer i[0,2r/-l]. If />degree(x) we discard and try again. The expected number of random integers that need be generated (to obtain /=<degree (x)) is at most 2. Thus WALK(k, u, v) uses expected time O(n2n310g n)--O(n log n). (2) COUNT(k, : Pk-) uses space O(log n).
(3) COUNT(k, 4Pk-) uses expected time O(n 9 log n).
Proof By Lemma 4, the calls to PATH correctly determine whether or not (u, v), (u, k), (k, v) are in Pk-. Correctness follows since (u, v) Pk if and only if (u, v) Pk-or ((u,k)6 Pk-and (k, v)Pk-I). For the time complexity, there are O(n2) invocations of PATH, each of which runs in expected time O(n log n), by Lemma 4. It only remains to state the main routine.
ALGORITHM USTCON( G, s, t). It is interesting to compare the running time of the errorless algorithm (Lemma 6) to that of the version with one-sided error (Lemma 3).
2.3. An errorless algorithm for symmetric space hierarchies. As previously mentioned, USTCON is a complete problem for SL, the class of languages accepted by nondeterministic O(log n) space machines whose next move relation is symmetric. Reif [26] defined an "alternating" hierarchy based on SL in a manner analogous to the alternating hierarchy based on NL defined by Chandra, Kozen, and Stockmeyer [5] . While Immerman and Szelepcs6nyi's result shows that the NL-based hierarchy collapses to NL, the SL hierarchy may be infinite. For example, "bounded degree planarity" is in the hierarchy but is not known to be in SL [26] . The main result of this section is Theorem 9, which extends Theorem 1 by showing that the entire SL hierarchy is in ZPLP.
For technical reasons related to the problem of nondeterministic counting discussed in 2.2, Reif's hierarchy is defined in terms of Turing machines with complementing moves, rather than existential and universal states as is standard for alternating machines. In Reif's complementing machines, a configuration Po is "accepting" if and only if there is a finite computation sequence P0 Pl P2" Pj,j--> 0, with no complementing moves such that either (1) pj is in an accepting state, or (2) there is at least one complementing move fro p and for all complementing moves (pj, p'), p' is not "accepting."
In a symmetric complementing machine, all noncomplementing moves must be symmetric. The kth level of the symmetric complementation hierarchy is CE L= {B] B is accepted by an O(log n) space-bounded symmetric complementing machine making at most k-1 complement moves on any computation sequence}.
The following result is an easy modification of Theorem 5 in Ruzzo, Simon, and Tompa [28] The third inclusion follows from the fact that the deterministic oracle machine can be assumed to write short queries, namely its configuration as it is about to write a long query. (See [28, Lemma 7] for more details.) [3 This improves Reif's result that U k CEc_ BPLP (defined in 2.1).
Reif also considered the implications of his result for probabilistic parallel models.
Simulation of DL by O(log n) time parallel models such as concurrent-read, exclusivewrite, parallel random access machines (CREW-PRAMs) [10] and hardware modification machines [8] was well known. It has been observed (see, for example, Reif [25] , [26] ) that these simulations extend to the simulation of RLP and BPLP by one-sided and (respectively) bounded two-sided error probabilistic parallel machines.
Reif noted that, as a corollary, any language in U k CE s can be recognized by such a probabilistic parallel machine with bounded two-sided error in O(log n) time. Theorem 9 improves this result also, since any language in ZPLP can be accepted by an errorless probabilistic hardware modification machine (and thus by an errorless probabilistic CREW-PRAM) in expected time O(log n) using polynomially many processors. The simulation of an expected time p(n) ZPLP algorithm proceeds as follows. Simulate 2p(n) steps of the ZPLP algorithm in time at most c log n using at most (p(n)) processors (for some constant c) as in Reif [25] , [26] . If the simulated algorithm has not halted within that time, restart the simulation, using independently chosen random moves. The expected number of repetitions of this procedure is at most two.
Finally, an oracle hierarchy based on SL could be defined in the same manner as the OE hierarchy of Ruzzo, Simon, and Tompa [28] . If we are careful about the definition of a symmetric oracle machine (see [16] for one possible definition), we would expect to find that, for all oracles A, SL<a> ZPLP (a> and thus by induction that t_J k OE L---ZPLP. However, we have not pursued this question.
3. Semi-unbounded circuits, LOGCFL, and pebbling. 3.1. Complementation of semi-unbounded fan-in circuits. In this section we show closure under complementation of the class of languages accepted by semi-unbounded fan-in circuits.
The class of languages recognizable by size-and depth-bounded semi-unbounded fan-in circuits has been characterized in terms of several other models. The oldest is the nondeterministic auxiliary pushdown automaton of Cook [6] . Ruzzo has related space and time on such machines to space and tree-size of alternating Turing machines, where tree-size is the number of nodes in the smallest accepting subtree of the computation tree [27] . Venkateswaran has related them to space and alternations on Downloaded 07/08/13 to 128.100.3.42. Redistribution subject to SIAM license or copyright; see http://www.siam.org/journals/ojsa.php semi-unbounded alternating Turing machines--ones where there are no two consecutive universal configurations on any path in the computation [37] . The relation to semiunbounded fan-in circuits follows from this. Immerman has shown relations to uniform families of short first-order formulae with a fixed number of variables and Boolean universal quantifiers--a property analogus to the semi-unbounded fan-in restriction 18]. These equivalences are summarized in the propositions below. They also generalize to larger space bounds.
PROPOSITION 10 [18] , [27] , [37] . For T(n)=l(log n), the following (uniform) complexity classes are identical.
(1) NauxPDA Space, Time (O(log n),2rn))).
(2) ATM Space, Tree-size (O(log n), 2Tn))). In all these models, closure under complementation seems surprising. In nondeterministic auxiliary pushdown automata we face the usual problems of nondeterminism, in addition to the difficulties introduced by large stacks, and perhaps by super- The main quantities we will be interested in counting are 4# Pk, the cardinalities of the sets Pk.
Our main construction, of y, from /3,, follows. It is sketched in Fig. 2 
=0
Correctness is easily shown. By Lemma 14, COUNT(C, D-1) evaluates to 1 if and only if PD_I=C, and by Lemma 13,  
cc(gl:PD_l)=--(-g). Hence COMP(g)----(-g).
Thus /n correctly computes the complement of the function computed by an.
Analysis. Next we will analyze the size and depth of yn. Define the THRESHOLD-depth of a gate g of 2'n to be the maximum number of THRESHOLD gates, including g, along any path from g to an input vertex.
For each original gate g on level k, g is also at depth k in yn, and has THRESHOLDdepth 0. For all 0_-< c<-Z, gate cc(g c) also has depth k, and THRESHOLD-depth 1 O(n) and depth at most 2 [log n ]: the k-THRESHOLD of n bits can be computed as the OR over 0_--<j--< k of the AND of the j-THRESHOLD of the first half of the bits and the (k--j)-THRESHOLD of the last half of the bits:
Asymptotically, the smallest known monotone SAC threshold circuits are actually NC circuits" the O(n log n) size "AKS" sorting networks of Ajtai, Koml6s, and Szemer6di [1] . Replacing each THRESHOLD gate in y, by one of these subcircuits, and noting that each THRESHOLD gate has at most Z inputs, would give an overall size for the Boolean circuit a, of O(DZ log Z).
One observation reduces this substantially. Namely, a single n-input AKS network computes the c-threshold of its inputs for all 1 <= c <-n. Thus, although an OR gate g gives rise to Z THRESHOLD gates cc(gl c), 1 The depth of a, is the depth of 3', plus twice the depth of the AKS network (since 3", has THRESHOLD-depth 2), which is O(D+IogZ), as claimed.
For the uniform case of the theorem, we observe that the transformation from to a, is quite simple and regular. We leave it to the reader to verify that this transformation preserves uniformity. ( Cook [7] defined CFL* as the set of functions each computable by a uniform family {a,} of circuits, where a, has n inputs, bounded fan-in AND, OR, and NOT gates, unbounded fan-in oracle gates for some context-free language, and O(log n)
depth. An oracle gate with fan-in f is defined to contribute [log2f] [13] .) The result now follows from the fact that LOGCFL= SAC [37] , together with Corollary 15. 0 Similarly, it is true that any 0-1 valued function in NL* (see Cook [7] ) is also in NL. This follows from Immerman's [17] and Szelepcs6nyi's theorems [33] , and was noted independently by S. Buss (personal communication).
3.2. The weakness of role switches in pebbling. There are a number of ways in which we might define a "LOGCFL hierarchy." One consequence of Corollary 15 is that, for many reasonable ways of doing so, the resulting hierarchy collapses to LOGCFL. In this section we consider one such hierarchy that collapses. As a consequence, the "role switch" resource [38] in pebbling is shown to be much weaker than previously seemed plausible.
(In contrast, following a preliminary version of the present paper, Jenner and Kirsig [19] considered an alternative formulation of a hierarchy based on LOGCFL, showing that it coincides with the polynomial hierarchy and hence presumably does not collapse.)
We begin by presenting the hierarchy. Define a (z, d, k, f )-circuit as an unbounded fan-in circuit of size z and depth d, where negations appear only at the inputs, and the vertices can be partitioned into k "layers" that alternately have ANO fan-in at most f and OR fan-in at most f More precisely, the vertices can be partitioned into blocks Bk, Bk_l, ", B1 (B containing the outputs) such that" Proof This is proved by induction on k, using Theorem 12 and De Morgan's laws in a straightforward way. Venkateswaran and Tompa is referred to as the dual interpreted two-person pebble game. This game is played by two players, called Player 0 and Player 1, on a circuit c, together with values for its n inputs and their negations (referred to collectively as literals). There are two minor differences between Venkateswaran and Tompa's game and the one used in this section: for convenience, we assume that c, is nonuniform and has unbounded fan-in. The latter condition does not affect the resources considered, provided the depth of an is 12(log n).
At any point, one of the players takes on the role of the Challenger and the other that of the Pebbler. The Challenger is responsible for selecting the "currently challenged vertex"; the Pebbler has a collection of pebbles that it can place on or remove from the vertices of an. The role of a player is automatically determined as part of the circuit information as follows. The vertices in an are partitioned into two sets, those of "challenge type" 0 and those of "challenge type" 1. If the currently challenged vertex is of challenge type 0 (challenge type 1), then Player 0 (Player 1) is the Challenger in the next round. A Boolean circuit augmented with this role information for each of its vertices will be referred to as an augmented circuit. For convenience, it is assumed that the output vertex has challenge type 0.
The objective of Player 0 (Player 1) is to establish that the output of the circuit evaluates to 0 (1). A pebble placement or challenge on a vertex v by Player 0 (Player 1) corresponds to asserting that v evaluates to 0 (1). A pebble placed by Player 0 (Player 1) will be referred to as a 0-pebble (1-pebble).
The initial challenge is on the output vertex. A winning strategy for Player 0 is defined dually.
Let {a} accept the language L, where each member a of the family is an augmented circuit with n inputs. The game on a with input x L f3 {0, 1}" can be played simultaneously in p(n) space, r(n) rounds, and s(n) role switches if and only if there is a winning strategy for Player 1 in which"
(1) Every pebbling configuration (P, P, Po, ,, v) along every path satisfies (2) On any path, there are at most r(n) edges (P, P, Po, ,, v) ( Analysis. The size bound of/3, follows from the fact that the number of configurations of the pebble game is z (p. The depth bound of 4r+ 5 follows from the fact that either r0 or rl increases each round, and there are two moves (one for each player) per round. The fan-in bound follows from the fact that, whenever it is the turn of Player 0 (1) who is the Challenger in A, the AND fan-in (respectively, oR fan-in) of g(A, rl, ro, ) is at most p+ 1, since only p+ configurations (corresponding to the possibilities for the next challenged vertex) follow from A by a move of the Challenger. The final corollary states an explicit threshold beyond which role switches appear to add power. Equations (1) and (3) are the nonuniform analogues of Theorems 4 and 5 in [38] . In addition to the problems identified by Cook [7] , we call attention to certain questions suggested by this paper:
( [1] provide the best known SAC networks for Boolean sorting. An interesting question is whether we could exploit the availability of unbounded fan-in OR gates to get a simpler O(n log n) size monotone Boolean sorter, and/or one with a more favorable constant hidden in the big-O. Indeed, size o(n log n) is not out of the question for this model. See Friedman 11 and Valiant [35] for other recent approaches to threshold computation.
